assignments: tc-5: add hir output in record sample

* source/compiler_stages/tc_5/builtin_calls_samples.rst: here.
parent 44d2a007
Pipeline #8921 passed with stage
in 48 seconds